Embedded Engineers Untuk Diupah

  • IP Cores
  • Online Users
Cadangan:
lagi

Negara

Lokasi Tertentu

Peperiksaan

Kadar Mengikut Jam (USD)

Penilaian

Dalam Talian

Menunjukkan 2 hasil
  • Upah     dy9a6ty
Upah     dy9a6ty

    dy9a6ty dy9a6ty

    Pakistan $10 USD / jam
    Network Engineer | Network Security Engineer
    Pakistan
    0.0
    ulasan 0 ulasan 0 $10 USD setiap jam
    Hi everyone and welcome to my profile. I am a Telecommunications Engineer and passionate about red teaming and offensive security. Trained in HCIA Datacom and CCNA, I possess a solid foundation in networking and data communication technologies. My focus lies in uncovering vulnerabilities and enhancing network...
    Hi everyone and welcome to my profile. I am a Telecommunications Engineer and passionate about red teaming and offensive security. Trained in HCIA Datacom and CCNA, I possess a solid foundation in networking and data communication technologies. My focus lies in uncovering vulnerabilities and enhancing network security to safeguard organizations from cyber threats. With hands-on experience in OWASP Top 10 vulnerabilities, I am adept at analyzing web applications and implementing effective mitigation strategies. If you're seeking a dedicated professional to strengthen your network security, let's connect and discuss how I can contribute to your organization's success. kurang
  • Upah dy9a6ty
  • Upah     senthilps3
Upah     senthilps3

    senthilps3 senthilps3

    India $10 USD / jam
    Circuit/VLSI/verilog/FPGA/Hardware Architecture
    India
    0.0
    ulasan 0 ulasan 0 $10 USD setiap jam
    I am a researcher in hardware security and a circuit designer for floating-point arithmetic cores, DSP cores in HDL/schematic. I have the scientific journal published in these areas with patent. I assure you that your needs will be fulfilled in an HDL/circuit schematic with optimized for area, delay, and speed point...
    I am a researcher in hardware security and a circuit designer for floating-point arithmetic cores, DSP cores in HDL/schematic. I have the scientific journal published in these areas with patent. I assure you that your needs will be fulfilled in an HDL/circuit schematic with optimized for area, delay, and speed point of views. Additionally, pipeline, datapath subsystem, and static timing analysis in digital circuit implementation are performed. Specialist in hardware architectures for arithmetic blocks, signal processing, cryptography, machine learning architectures and computer architecture Having 10 years experience in hardware design, verilog/VHDL and circuit simulation at Intel Quartus II, Cadence SoC encounter/RTL compiler, LTspice, Logisim and Microwind DSCH DOMAINS VLSI- ASIC/FPGA CMOS layout CMOS stick diagrams Physical design Digital hardware implementation AI hardware in VLSI Microprocessors and Micro controller implementations in FPGA DSP/Embedded Hardware High-level algorithms into hardware Computer Architecture Network on chip Memory circuit design Finite state machine design SKILLS Verilog/VHDL TCL script A circuit schematic, state machine/table, RTL coding Pipeline, retiming, Cross-domain clocking, High level synthesize Asynchronous timing, bus protocols (AMBA, PCIe, SPI, I2C) TOOL EXPERT Quartus II prime EDA Cadence NCSIM- verilog simulation Cadence RTL compiler Cadence SoC encounter/180 nm technology node Modelsim Microwind Logisim LTspice Ledit Xilinx VIvado HLS kurang
  • Upah senthilps3

Hai , berikut ialah beberapa pekerja bebas luar talian

Hai , berikut ialah beberapa pekerja bebas luar talian yang sepadan""