Assemblyx86 verilog vhdlpekerjaan

Tapis

Carian terbaru saya
Tapis melalui:
Bajet
hingga
hingga
hingga
Jenis
Kemahiran
Bahasa
    Status Pekerjaan
    3,944 assemblyx86 verilog vhdl tugasan ditemui, harga dalam USD

    I am looking for a senior fpga expert who have experience in fpga with verilog language experience

    $36 (Avg Bid)
    $36 Avg Bida
    3 bida
    Senior FPGA expert required 5 hari left
    DISAHKAN

    I am looking for a senior fpga expert who have experience in fpga with verilog language experience

    $38 (Avg Bid)
    $38 Avg Bida
    3 bida

    to design and implement a game clock on the DE1-SoC development board, using any of its on-board resources (buttons, switches, seven segment displays etc.). The game clock should have two modes of operation to allow the following variations: • The first mode of operation should give each player a fixed amount of time for the whole game. There should be a suitable indication if either player...

    $199 (Avg Bid)
    $199 Avg Bida
    7 bida
    Vhdl project 5 hari left

    I have a vhdl project i need help with, its on finite state machine.

    $25 (Avg Bid)
    $25 Avg Bida
    9 bida

    You are required to design and implement a game clock on the DE1-SoC development board, using any of its on-board resources (buttons, switches, seven segment displays etc.). The game clock should have two modes of operation to allow the following variations: • The first mode of operation should give each player a fixed amount of time for the whole game. There should be a suitable indication...

    $307 (Avg Bid)
    $307 Avg Bida
    3 bida

    A verilog model needs to be modified to some requirements

    $22 (Avg Bid)
    $22 Avg Bida
    7 bida

    VHDL software design and stimulation

    $75 (Avg Bid)
    $75 Avg Bida
    2 bida

    Design of dual port ram having each port with different clocks and write enable of 4 [log masuk untuk melihat URL] the 23 states marching algorithm of the bist controller rtl this dual port ram should be instantiated then for this module verifcation should be done using UVM methodology or system verilog .with the insertion of MBIST how the verfication must be done for memory module

    $8 - $20
    $8 - $20
    0 bida
    $10 / hr Avg Bida
    1 bida
    $12 / hr Avg Bida
    1 bida

    MESI is a cache coherence protocol. The verification of the protocol is to be done using System Verilog and UVM. The signals to verify is sent through the sequencer to the driver and through the virtual interface to the DUT. The assertion checks should be written in the testbench.

    $27 (Avg Bid)
    $27 Avg Bida
    1 bida

    I'm looking for a FPGA Firmware engineer who has rich experience in FPGA and VHDL/verilog programming. The right candidate should have an experience in Matlab and HDL Coder. The board is Zynq FPGA controller. The project is to implemente a Xilinx partial reconfiguration model for an SDR on the AD9361-Z7035 with ADRV1CRR-BOB. Also should have telecommunication knowledge. Please bid with the ...

    $20 / hr (Avg Bid)
    $20 / hr Avg Bida
    8 bida

    Design a GCD for two 4-bit numbers (in your lecture notes, we have already done this). It will output the binary value of the greatest common divisor of those two 4-bit numbers.

    $28 (Avg Bid)
    $28 Avg Bida
    8 bida

    I am trying to implement some games in Verilog. I have an Arty S7-50 board and currently I am working on a game like the classic Snake. I am using a PS2 keyboard to control the direction and I am using VGA to display the image. I have some troubles with my code and I need someone to look at it and make it work and add some features. For more details please contact me.

    $70 (Avg Bid)
    $70 Avg Bida
    2 bida

    vhdl/verilog code for direct digital frequency synthesizer based on look up table method.

    $12 (Avg Bid)
    $12 Avg Bida
    3 bida

    In this project an implimentation of BT1120 using either verilog/VHDL is carried out. The priority includes working on standard defnition(SD) signals and the video stream flows in BT.656. In this work decoding of high defnition signals to be used for various application is carried out. The incoming 8/10 bit video is decoded into Y,Cb,Cr format and produces horizontal and vertical blanking pulses a...

    $14 (Avg Bid)
    $14 Avg Bida
    1 bida

    VHDL software and hardware help and kind of tutoring if possible, please.

    $10 (Avg Bid)
    $10 Avg Bida
    1 bida

    It includes helping with vhdl software and hardware. kind of tutoring if possible please

    $10 (Avg Bid)
    $10 Avg Bida
    1 bida

    Design in verilog using modelsim I have a code but it needs to be explained more and might need modification

    $31 (Avg Bid)
    $31 Avg Bida
    11 bida

    I need a Yescrypt mining software for FPGA AWS F1 based probably on verilog or vhdl. There is already CPU miner in C for yescrypt/yespower and some verilog for Scrypt algorithm. I need a development of a AFI image to work with Amazon F1 FPGA instances. Let's say an Yescrypt ASIC.

    $30 - $250
    $30 - $250
    0 bida

    - Must have excellent written and verbal communication in English. - Must have at least 1 year of experience in Technical recruiting. - Must have recruited candidates in : * Electronics: ASIC/FPGA/Verilog/Embedded/PCB/CAB * IT: React, Microserverices, Angular, Data Science, Cloud, etc. - Should be available at least 20 hours a week (Monday-Friday), 40 hours is highly preferred. - Good knowledg...

    $3 - $8 / hr
    Sulit Perjanjian Kerahsiaan
    $3 - $8 / hr
    4 bida

    All information will be shared on PM. Candence Viruoso, gpdk090, VHDL etc.

    $12 / hr (Avg Bid)
    $12 / hr Avg Bida
    1 bida

    Attached is the project, I also need a test bench for this

    $49 (Avg Bid)
    $49 Avg Bida
    3 bida

    This is an ongoing project so further needs would be helpful, I need to make sure that my code is running well in Verilog and I need to understand what is in there, you don't have to be brilliant but at least you have the enough background

    $25 (Avg Bid)
    $25 Avg Bida
    8 bida

    Design a 5-clock cycle 32-bit RISC-V CPU in Verilog (or SystemVerilog). The CPU should support all rv32i instructions (except for ECALL, EBREAK, FENCE and all CSR instructions).

    $195 (Avg Bid)
    $195 Avg Bida
    4 bida

    VHDL/Verilog code for Direct Digital Frequency Synthesizer.

    $20 (Avg Bid)
    $20 Avg Bida
    1 bida

    Expert on Xilinx Vivado and Zybro Z7 board. Having expertise in VHDL and FPGA. We need to store data that is coming from Zybo Z7 board in text or C file in MircroSD.

    $82 (Avg Bid)
    $82 Avg Bida
    2 bida
    VHDL COACHING Tamat left

    can some one teach me VHDL with in 10 days?

    $144 (Avg Bid)
    $144 Avg Bida
    3 bida

    Hi, please I have a full code that has been written by using Verilog, and The design is modeled in the way of FSMD. I want to convert this code into an equivalent ASM and also the circuit design for DU and CU. this code is actually a solution for Lee algorithm to find the shortest path in a maze.

    $50 (Avg Bid)
    $50 Avg Bida
    4 bida

    5 MCQ to be solved in one hour, notes will be given related to the questions

    $28 (Avg Bid)
    $28 Avg Bida
    1 bida

    hello dear, I am looking for someone who is expert in Firmware filed, and know how to work on VHDL,FPGA and can explain it to me very clear way with practical work.

    $15 / hr (Avg Bid)
    $15 / hr Avg Bida
    7 bida
    Watchdog timer Tamat left

    Need to do system verilog verification of ARM watchdog timer with the help of waveforms and coverage.

    $15 (Avg Bid)
    $15 Avg Bida
    2 bida

    Design a 5-clock cycle 32-bit RISC-V cpu in Verilog (or SystemVerilog). The CPU should support all rv32i instructions (except for ECALL, EBREAK, FENCE and all CSR instructions). The primary purpose of this part is to make sure all of the pieces of your tool chain are working for you and that you can correctly decode/execute all RV32i instructions. When you are done with this lab your processor ...

    $200 (Avg Bid)
    $200 Avg Bida
    9 bida

    I need complete Verilog/VHDL/Electronic project. If you can help lets discuss more on chat

    $86 (Avg Bid)
    $86 Avg Bida
    13 bida

    What is DDFS , working of DDFS? Code is available with me (VHDL). I need some explanation and modification of the code.

    $10 (Avg Bid)
    $10 Avg Bida
    2 bida

    I need complete Verilog/VHDL/Electronic project. If you can help lets discuss more on chat

    $68 (Avg Bid)
    $68 Avg Bida
    7 bida

    I need complete Verilog/VHDL/Electronic project. If you can help lets discuss more on chat

    $56 (Avg Bid)
    $56 Avg Bida
    9 bida

    I need complete Verilog/VHDL/Electronic project. If you can help lets discuss more on chat

    $51 (Avg Bid)
    $51 Avg Bida
    10 bida

    I need complete Verilog/assembly personal project. I will share more details

    $35 (Avg Bid)
    $35 Avg Bida
    2 bida

    I need complete Verilog/assembly personal project. I will share more details

    $46 (Avg Bid)
    $46 Avg Bida
    6 bida

    I want to enhance my existing 3-stage RISC-V processor with branching and jump instructions.

    $104 (Avg Bid)
    $104 Avg Bida
    3 bida
    Vhdl coding Tamat left

    5 MCQ questions to be answered in one hour, notes would be provided

    $23 (Avg Bid)
    $23 Avg Bida
    2 bida

    I need complete Verilog/assembly personal project. I will share more details

    $40 (Avg Bid)
    $40 Avg Bida
    4 bida

    I need complete Verilog/assembly personal project. I will share more details

    $42 (Avg Bid)
    $42 Avg Bida
    7 bida

    I want to enhance my existing 3-stage RISC-V processor with branching and jump instructions.

    $58 (Avg Bid)
    $58 Avg Bida
    3 bida

    RISC-V project to simulate a 3 stage pipeline cpu it runs in a custom Linux VM so know how to use virtualbox to import an OS. Further details can be provided.

    $181 (Avg Bid)
    $181 Avg Bida
    2 bida

    RISC-V project to simulate a 3 stage pipeline cpu it runs in a custom Linux VM so know how to use virtualbox to import an OS. Further details can be provided.

    $30 - $50
    $30 - $50
    0 bida

    I want to enhance my existing 3-stage RISC-V processor with branching and jump instructions.

    $111 (Avg Bid)
    $111 Avg Bida
    1 bida

    expert can do it easily. I can't find out any solution. I want to enhance my existing 3-stage RISC-V processor with branching and jump instructions.

    $104 (Avg Bid)
    $104 Avg Bida
    2 bida