Tapis

Carian terbaru saya
Tapis melalui:
Bajet
hingga
hingga
hingga
Jenis
Kemahiran
Bahasa
    Status Pekerjaan
    596 card xilinx tugasan ditemui, harga dalam USD

    ...with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate should be familiar with solving IEEE research papers, algorithms, architectures using VerilogHDL

    $193 (Avg Bid)
    $193 Avg Bida
    7 bida

    ...with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate should be familiar with solving IEEE research papers, algorithms, architectures using VerilogHDL

    $146 (Avg Bid)
    $146 Avg Bida
    2 bida

    The aim of the project is to design a BIST controller to insert and detect the faults (defect) like Read disturbance, ... Erase disturbance, Program disturbance, SAF, TF, ADF, CFs, TF, NPSF, Retention fault in FLASH memory by using BIST algorithm like March algorithm using verilog or VHDL in Xilinx or Modelsim. Need Simulation waveforms for the same.

    $415 (Avg Bid)
    $415 Avg Bida
    2 bida

    I am looking for Xilinx SDx OpenCL expert, who can convert github miner project into FPGA hex file in Xilinx SDx. Don't bid if you do not have experience.

    $4992 (Avg Bid)
    $4992 Avg Bida
    8 bida

    I need to implement the project using fully parallel interleaver and QPP interleaver in FPGA platform. the language used for coding is Verilog and it is synthesized in Xilinx.

    $154 (Avg Bid)
    $154 Avg Bida
    7 bida

    I need help with the structural in Xilinx. I will give you full details. Regards

    $24 (Avg Bid)
    $24 Avg Bida
    24 bida

    1. Configure 4 UARTs (Rx Only). 2. Configure 2 SPI Slaves. 3. Data coming on UARTs are split into two groups. a. 2 UARTs first SPI slave and another 2 UART data Second SPI slave. 4. Data pattern on UART will be "Magicnumber(4 bytes), Length (4 bytes), Payload".

    $281 (Avg Bid)
    $281 Avg Bida
    2 bida

    Requirements: - Proficient in Verilog/VDHL and C/C++ - Experienced with Xilinx Vivado - Experienced in debugging on ILA/JTAG Preferred Qualifications: - Familiar with AXI interface - Familiar with wireless communication system VLNComm has several current working FPGA projects and one incomplete FPGA project in development on the topic of visible

    $4436 (Avg Bid)
    $4436 Avg Bida
    27 bida

    Setting up Xilinx ZCU102 board for Petalinux flow, using on-board DDR, functions include HDMI input, HDMI output, and customer provided IP interface. Also looking for firmware development tool chain setup.

    $56 / hr (Avg Bid)
    $56 / hr Avg Bida
    9 bida

    I am the engineering director of VLNComm. We develop the visible light communication system. The system includes an FPGA part. We use Xilinx Vivado as our development platform and Xilinx all programmable SoC as our hardware platform. The project involves transmitter and receiver design. We have implemented 4-PAM (pulse amplitude modulation) and one

    $4576 (Avg Bid)
    $4576 Avg Bida
    26 bida

    build a communication block in VHDL at Xilinx environment

    $402 (Avg Bid)
    $402 Avg Bida
    14 bida

    Implement Communication VHDL Comm port on Xilinx FPGA part

    $126 (Avg Bid)
    $126 Avg Bida
    16 bida

    I already have a working C code which works on Zynq PS. I need to get it working over PL.

    $141 (Avg Bid)
    $141 Avg Bida
    10 bida

    i have a task related to Communication VHDL Xilinx, i will share the details in chat.

    $115 (Avg Bid)
    $115 Avg Bida
    19 bida

    Hi Okamoto T., I noticed your profile and have a few questions. Are you equipt to do PCB design of a PCI-E card that has a Xilinx Artix 7?

    $20 / hr (Avg Bid)
    $20 / hr Avg Bida
    1 bida

    The firmware will need to have base functions for interfacing the Bluetooth radio and other communication (i.e. UART, SD Card, Ethernet, etc. ) and loading the memory. Using Xilinx, VIVADO software. and also PicoZed 7010 SOM + FMC Carrier V2 (xc7z010clg400-1) processing system

    $157 (Avg Bid)
    $157 Avg Bida
    6 bida

    I am a cryptocurrency miner, and I would like to buy a larger number of FPGA cards to mine with, specifically the Xilinx VCU1525 FPGA Card. I need someone to Program the card to mine a number of specific algorithms. Preferably the dagger hashimoto, Neoscrypt, Equihash algorithms, I need a quote on how much this will cost.

    $16947 (Avg Bid)
    $16947 Avg Bida
    11 bida

    The integration of CPRI IP integration into LTE RRH System.

    $675 (Avg Bid)
    $675 Avg Bida
    5 bida

    design a stat has two output and one input

    $68 (Avg Bid)
    $68 Avg Bida
    13 bida

    We are seeking a consultant to migrate several Xilinx K7, K7 Ultra and/or V7 FPGA-based DSP Apps (developed using Vivado) to OpenCL so they can run on Intel, AMD/ATI, NVIDIA and mobile GPUs. Ideally, the OpenCL acceleration would fit into our existing Windows / LabVIEW framework so we could have compatibility with our current set of apps.

    $9212 (Avg Bid)
    $9212 Avg Bida
    11 bida

    Design Pipeline processor for RISC based instruction set on Xilinx ISE verilog for Spartan 3E board. Instruction set is given and we need certain kind of output based on designed assembly code. Code should be loaded on Instruction memory and it's already done. we have only 2 days for that but processor is 8bit and instruction is 16bit

    $100 (Avg Bid)
    $100 Avg Bida
    8 bida

    I am looking at an FPGA project using xilinx the project has very specific functions that i do not have the skills required to implement it myself sadly so i hope you can help with that. The project is for a crypto miner that can mine using the cryptonote algorithm Variant 1 i have chosen a model of FPGA as it has 100k logic gates and good memory

    $367 (Avg Bid)
    $367 Avg Bida
    9 bida
    $16 / hr Avg Bida
    12 bida

    Hi, I want to implement a CNN in a Xilinx FPGA using Caffe or Tensorflow.

    $247 (Avg Bid)
    $247 Avg Bida
    2 bida

    i need to design 8 bit pipeline line processor in xilinx ISE. It should be in verilog. there is 3 type of instruction set.

    $86 (Avg Bid)
    $86 Avg Bida
    5 bida

    We are looking for a FPGA programmer, to build a mining software for Xilinx Virtex UltraScale+ FPGA VCU1525.

    $9348 (Avg Bid)
    $9348 Avg Bida
    13 bida

    - Development Environment Tool : Xilinx Vivado and SDK Latest version Device : Xilinx Zynq7045 HDL : Verilog HDL Required IP Module :HDMI_RX, HDMI_TX Using PG235 [login to view URL] Using PG236 [login to view URL]

    $128 (Avg Bid)
    $128 Avg Bida
    3 bida

    "Need FPGA implementation of a Radar Matched Filter using Xilinx FPGA "

    $77 (Avg Bid)
    $77 Avg Bida
    4 bida

    ...pictures. We need a Zynq developer to write FPGA code that will process the pictures. We're using the Zynq 7010 clg225: [login to view URL] Specifically, we want streaming FPGA code that will: 1. Subtract the median-filtered image from the original image (i.e. output = image

    $577 (Avg Bid)
    $577 Avg Bida
    2 bida

    Hi Chris, I saw a message stating you had experience creating a FPGA miner. I am trying to learn how to program FPGA and wanted to start w...crypto miner so I can try to pay off the hardware. I am willing to pay to get some assistance and pointers and any example projects you are willing to share. My hardware is Xilinx AVNET VCU-1525 development kit.

    $35 - $35 / hr
    $35 - $35 / hr
    0 bida

    BId only if u can do only the second Part for $50 an...seeing it through a stereoscope lensIn perspective projection and the use of two center projection (off-axis projection) 2,Implement hardware system using vhdl language and xilinx 9.2i software And executed on spartan -3e linen The graphic is displayed on an external screen only the second Part

    $177 (Avg Bid)
    $177 Avg Bida
    2 bida

    We are looking for one freelancer to develop FPGA software for Cryptonight mining using Xilinx Virtex UltraScale+ FPGA VCU1525 card. You will have to program an FPGA card that I will provide, to work for crypto mining. Is necessary also customize mining software that works under Windows to by able to works with the FPGA. Software must have to be

    $4908 (Avg Bid)
    Ditampilkan
    $4908 Avg Bida
    10 bida

    ...output stages in a manner that each output is 120 degrees off-phase with each other as shown in the attached image. No other work is needed at this point. I will provide a Xilinx Spartan III demo board made by Digilent ([login to view URL]), if necessary and have it shipped to the developer. The developer

    $108 (Avg Bid)
    $108 Avg Bida
    10 bida

    Hi, there I am looking for an experienced FPGA developer that can implement HASH algorithm on FPGA. We can discuss in details via chatting. Please contact me! I am waiting for someone now. Welp,

    $2400 (Avg Bid)
    $2400 Avg Bida
    5 bida

    - PCI transmition logic implement with ZC102 board and Xilinx PCI Solution v1.3 - windows device - sample wndows program

    $1305 (Avg Bid)
    $1305 Avg Bida
    11 bida

    ...written in vhdl including modules parts of this project. I need you to simulate and fix the data transmission part between the client application to the ADC/DAC. The FPGA is a Xilinx XC3S500E. I need you to implement the architecture [login to view URL] and adapt ADC/DAC/FIFO controllers, and to fix the UART or SPI to communicate with MCU. I will share the spécifications

    $381 (Avg Bid)
    $381 Avg Bida
    4 bida

    ...this project. I need you to simulate and fix the data transmission part between the client application to the DAC AD9764, which is a 14-bit output resolution DAC. FPGA is a Xilinx XC3S500E. I need you to change VHDL of the DAC controller, and to change the [login to view URL] I need you to change the client application written in Java, using the chosen protocol

    $199 (Avg Bid)
    $199 Avg Bida
    8 bida

    ...denke so im rahmen von 20-40h im mai. ich benoetige einen DMA test, also die maximale transfergeschwindigkeit von einem PDM pin (input) bis in den linux userspace. HW und xilinx build-server sind vorhanden. ich habe das board (z-turn myr) bis jetzt noch nicht getestet. das input sollte als vivado AXI4lite IP auf der GP clock (100MHz) rund um die 400

    $12 / hr (Avg Bid)
    $12 / hr Avg Bida
    1 bida

    ...having difficulties in finishing my final year project. I would like to do Verilog codes on Fast Fourier Transform processor for both Radix-2 and Radix-4 of 8-bit by using Xilinx software. I need to get the test values design along with its output waveforms. I am working on a project of 'Design and Simulation of a Fast Fourier Transform Processor

    $127 (Avg Bid)
    $127 Avg Bida
    11 bida

    I need someone to help me modify a Demo(FPGA: Xilinx Basys3 Language:Verilog) which is a object tracking system based on a pan-tilt. I think the modification won't be a big task, because the imaging processing algorithm works well, the need of modification is in controling two servos, especilly in getting back servos' position. The original demo

    $169 (Avg Bid)
    $169 Avg Bida
    5 bida

    Tcp sending on FPGA using verilog xgmii xilinx vivado

    $409 (Avg Bid)
    $409 Avg Bida
    4 bida

    I am currently working on peak detector using VHDL entry (Modelsim and Xilinx), to design logic design in FPGAs to fulfill my free time. There are two parts, which are command processor and data processor. However, I have completed the data processor part, so only command processor left and I have no idea how to complete it. I plan to accomplish this

    $46 (Avg Bid)
    $46 Avg Bida
    7 bida
    Xilinx Ended

    Develop a circuit of SDES(Simplified data enryption standard)

    $136 (Avg Bid)
    $136 Avg Bida
    2 bida

    need to develop a vhdl code, synthesize the design to get corresponding simulation waveforms by using xilinx (vivado/ise) software.

    $37 (Avg Bid)
    $37 Avg Bida
    12 bida

    我公司有一个项目, cy7c68013A_128 单片机的软件开发, 细节是用GPIO模仿Jtag烧录两片Xilinx的PROM. (XCF04S, XCF01S). Xilin有比较详细的方案。 见副件。 如果你们承接这类工程, 请你给我一个报价。 我们有硬件平台, 你们需要提供, 1 windows usb 的驱动, 指定等待下载的文件。 Cy7c68013A 的程序,把指定的文件烧录到目标PROM. 启动系统, 读取FPGA内部寄存器,确定烧录成功。

    $555 (Avg Bid)
    $555 Avg Bida
    1 bida

    I am looking for someone that can program or port an existing Windows or Linux mining program for AMD GPU's to a Xilinx Kintex-7 FPGA I will provide details and Github privately

    $1372 (Avg Bid)
    $1372 Avg Bida
    7 bida

    write vhdl code for : 1. (8 16bit register) register file/ a gate-level vhdl models for functional unit. + test benches and simulations. 2. implement a microprogrammed instruction set processor extended on part 1. more details to be given in chat. deadline 28/03/2018

    $181 (Avg Bid)
    $181 Avg Bida
    4 bida

    Using a FreeRTOS and lwIP (TCP/IP) on Xilinx ZynQ SoC. Tool is Vivado 16.2 (SDK). At Ethernet interface (PS of ZynQ FPGA), mixed traffic is to be differentiated based on pre-defined IP and Ports and IP packets are to be routed to respective application. Rest all traffic (RAW Ethernet Frames) to be passed on to PL part (FPGA). This can be done by

    $420 (Avg Bid)
    $420 Avg Bida
    3 bida

    • Target DDR3 controllers development for Frame buffer (on...for Frame buffer (one frame delay) • Features Frame Buffer input: 1920 x 1080@60 fps, YUV 4:2:2 output: 1920 x 1080@60fps, YUV 4:2:2 • HW Platform DDR3 controller for Xilinx Zynq-7000 or 7-series FPGA • Design output Verilog DDR3 controller source codes, testbench and document

    $2185 (Avg Bid)
    $2185 Avg Bida
    6 bida

    We need to develop a QPSK demodulator FPGA xilinx based.

    $663 (Avg Bid)
    $663 Avg Bida
    16 bida