Freelance work vlsipekerjaan

Tapis

Carian terbaru saya
Tapis melalui:
Bajet
hingga
hingga
hingga
Jenis
Kemahiran
Bahasa
    Status Pekerjaan
    315 freelance work vlsi tugasan ditemui, harga dalam USD

    looking for freelancer to develop web content for VLSI training institute. Following tabs required. Home VLSI Courses Offered Custom Layout Design Physical Design Design Verification DFT Placements About us Contact us

    $103 (Avg Bid)
    $103 Avg Bida
    10 bida

    Hi, I have a Flash 6 bits ADC, would like to attempt to make a 12 bits ADC, can you help me to achieve it ?

    $124 (Avg Bid)
    $124 Avg Bida
    16 bida

    This is pavan. I am from the VLSI industry. I need a technical writer to explain 3 subjects(digital electronics, Verilog, and VHDL).

    $121 (Avg Bid)
    $121 Avg Bida
    17 bida

    I need to develop shell script for EDA Tool in VLSI domain

    $80 (Avg Bid)
    $80 Avg Bida
    13 bida

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $176 (Avg Bid)
    $176 Avg Bida
    12 bida

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $149 (Avg Bid)
    $149 Avg Bida
    4 bida

    RISC-V CPU chip high performance low power -- run EDA tools to generate GDSII synthesis and place and route

    $37 / hr (Avg Bid)
    $37 / hr Avg Bida
    14 bida

    ...relates to vs1005 (All in one audio player on a chip) [login to view URL] by [login to view URL] in combination with the developer board. Programs are written using VLSI Solution's Integrated Development Environment VSIDE [login to view URL] We are coding a VS1005 and want to use a stepper motor as an encoder with

    $130 (Avg Bid)
    $130 Avg Bida
    3 bida

    An existing algorithm is available, apply it and get the results. Then make minor changes in it for improvement and get the results

    $61 (Avg Bid)
    $61 Avg Bida
    5 bida

    ...Development, Course Designing, Training, and placement guidance, based at South India. SD Pro providers Training and Projects in Embedded systems, VLSI, Matlab, Power systems, Power Electronics, DSP/DIP, VLSI, .Net, Java/J2EE /Android, Mechanical Design and Fabrication as well as develops its own range of quality Embedded products. SD Pro has successfully

    $287 (Avg Bid)
    $287 Avg Bida
    4 bida

    Please find the document in the attachments. Solve the problems step by step with the given data/parameters and please mention all the steps clearly and specify the units for each and every step correctly and make sure the calculation is perfect. For the first question please draw the circuit diagram on a paper and attach it with the solutions and please make sure all the solutions are in WORD doc...

    $88 (Avg Bid)
    $88 Avg Bida
    5 bida

    Based on my current design of CDS active pixel, I'd like to have it extended in order to make an implementation of CMOS Image Sensors of array 512x512 at least. You need to make a proof of concept and make simulations of it. We'll use Cadence Virtuoso 6.17

    $221 (Avg Bid)
    $221 Avg Bida
    6 bida

    ...Assistant Prof working Microprocessor Design (if they have someone working in this area) • Professors Assistant Prof working VLSI Design (if they have someone working in this area) • Professor Assistant Prof working in CAD tools for VLSI Design (if they have someone working in this area) • Professor Assistant Prof working in Software area for Hardware Designs

    $129 (Avg Bid)
    $129 Avg Bida
    46 bida
    VLSI Trainer Tamat left

    We are looking for an experienced Freelancer trainer who can train on VLSI in Bangalore. The curriculum will be provided by the company for the same.

    $768 (Avg Bid)
    $768 Avg Bida
    11 bida

    Hello, I have made a SAR 8 bits binairy coded ADC using method of 2 steps Successive Approximation, but it is a bit buggy. I need very experienced engineer in this field, otherwise it would just be loosing time. The simulation must be done in Cadence Virtuoso 6.x Thanks !

    $40 (Avg Bid)
    $40 Avg Bida
    2 bida

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    $195 (Avg Bid)
    $195 Avg Bida
    4 bida

    ...tracking device for a specific application. I am seeking a solution that is an android and IOS application that is designed to track and locate a sensor (IOT, GPS, RF or other VLSI) technology that is embedded within a projectile that is no larger than 1.68-inches (42.7mm) in width, height and length. The IOS and Android applications should be able to

    $318 (Avg Bid)
    Perjanjian Kerahsiaan
    $318 Avg Bida
    20 bida

    I want to parse a log file and use regexp to filter some patterns and put them in output log file. I have the script. 1- put the -p and -ig inside text files and feed it to code. like this: [login to view URL] -i [login to view URL] -o [login to view URL] -p [login to view URL] -ig [login to view URL] [login to view URL] is: warning| info [login to view URL] is: error| error: 2- in the [login to...

    $108 (Avg Bid)
    $108 Avg Bida
    5 bida

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    $184 (Avg Bid)
    $184 Avg Bida
    7 bida

    Project description is under: [login to view URL] Will provide a good reference as well.

    $36 (Avg Bid)
    $36 Avg Bida
    5 bida

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    $34 (Avg Bid)
    $34 Avg Bida
    5 bida

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    $15 - $25 / hr
    $15 - $25 / hr
    0 bida

    I need help in VLSI coding language, micro controller , C++ and C

    $423 (Avg Bid)
    $423 Avg Bida
    8 bida

    Vlsi project on excel

    $23 (Avg Bid)
    $23 Avg Bida
    4 bida
    magic VLSi Tamat left

    ...schematic of a CMOS 3-input XOR gate. 1- Size the transistors Use the smallest integer widths to achieve ratio of 1(i.e. equal rising and falling resistances) 2- Use Magic VLSI layout tool to Design your layout of the sized design then use irsim to simulate your design (all combinations of input A,B,C). The report should include the following.

    $39 (Avg Bid)
    $39 Avg Bida
    5 bida
    VLSI homework Tamat left

    everything is clear in the PDF .................................................................................................................................................................................regards

    $50 (Avg Bid)
    $50 Avg Bida
    1 bida

    i need 3 to 4 papers review for the paper with brief explanation which is related to VLSI electronics

    $162 (Avg Bid)
    $162 Avg Bida
    2 bida

    Build a basic building block of the Carry-Skip adder and test it for functionality in LTSpice. Description is in: [login to view URL] Reference: [login to view URL]

    $28 (Avg Bid)
    $28 Avg Bida
    9 bida

    Aim is to design a successive approximation register based analog to digital converter using cadence tool (any vlsi back end tool)

    $954 (Avg Bid)
    $954 Avg Bida
    8 bida
    Logo Design Tamat left

    ...Indian Defence and production agencies. Setup by an experienced team of engineers from the industry to carry-out research, design, development and manufacturing in the field of VLSI and Embedded systems. PCB services from the initial stage of Conception to last stage of Manufacturing and Production are provided with a desire to bring the best within us

    $35 (Avg Bid)
    $35 Avg Bida
    20 bida

    VLSI developer expertise enhanced in optimization concepts are required

    $512 (Avg Bid)
    $512 Avg Bida
    7 bida

    Firstly I would need a project suggestion for a masters project in VLSI testing and verification using Synopsis EDA tools for sequential circuits, because I have to submit a project proposal. Once a project suggestion seems acceptable, I will need help in finishing the project with desired outputs and compare the same with FPGA implementation. By bid

    $593 (Avg Bid)
    $593 Avg Bida
    9 bida
    Vlsi project Tamat left

    I need some one has background about VLSI

    $90 (Avg Bid)
    $90 Avg Bida
    8 bida

    I need help in my company project (more details will be share with shortlisted candidate) You have to be very good in MIPS assembly language RTL, verilog, and basics VLSI technology to be shortlist you have to solve one MIPS Asm. question (attached below) as soon as possible.

    $971 (Avg Bid)
    $971 Avg Bida
    5 bida

    I am going to do my research so I need useful research ideas in electronics, electrical, IT domains and those who have research ideas in VLSI , Embedded systems, Finfet technology, Drones bid me.

    $65 (Avg Bid)
    $65 Avg Bida
    14 bida

    Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections.

    $21 (Avg Bid)
    $21 Avg Bida
    6 bida

    Looking for project topics in VLSI testing and verification using Synopsis EDA tools and TETRAMAX for sequential circuits. Once a topic has been selected, I would need help in finishing the project with desired outputs. Finally, I would also need an explanation of the functioning after completing the project.

    $422 (Avg Bid)
    $422 Avg Bida
    9 bida

    Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections.

    $23 (Avg Bid)
    $23 Avg Bida
    4 bida

    I need you to develop some software for me. I would like this software to be developed for Windows using Python. floor planning of vlsi module , I have to optimise it using Patrical swarm algorithm , need gui for it It requires 1. formation of model ,i.e placement of [login to view URL] with a big block 2. if there are 4 block within a big block then there

    $185 (Avg Bid)
    $185 Avg Bida
    4 bida

    An efficient Glitch power reduction using sequential clock gating in VLSI circuits

    $181 (Avg Bid)
    $181 Avg Bida
    7 bida

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $174 (Avg Bid)
    $174 Avg Bida
    2 bida

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $30 - $250
    $30 - $250
    0 bida

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $555 (Avg Bid)
    $555 Avg Bida
    5 bida

    I need you to write a research article . About VLSI technologia

    $38 (Avg Bid)
    $38 Avg Bida
    9 bida

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $181 (Avg Bid)
    $181 Avg Bida
    5 bida

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $111 (Avg Bid)
    $111 Avg Bida
    1 bida

    NxN array multiplier to be designed using cadence

    $30 - $250
    $30 - $250
    0 bida

    A structural methodolgy for scan based design cells with efficient power dissipation methods

    $30 - $250
    $30 - $250
    0 bida
    vlsi project Tamat left

    the tool required to be used is l-edit software

    $221 (Avg Bid)
    $221 Avg Bida
    4 bida