Ditutup

UVM Test Bench

Re: Pro_20.6.17_Saurabh

Help with UVM test bench

I need a UVM test bench example for a synopsis VIP.

VIP has connection to DUT and is driving all the [url removed, login to view] also have a top level Sequencer:_sysVirtualSeqr to do this. My goal is to create two agents that will generate the PIO packet and driver it to top level sequencer.

The bench will have 2 Agents.

Agent-1

* will have sequencer connected to Agent-2

* will have sequences to create PIO write and PiO read with (address and data).

Agent-2

*sequence should get the above address and data

*sequencer should drive it to the VIP's sequencer. (Eg: [url removed, login to view](_env._sysVirtualSeqr.root_virt_seqr.driver_transaction_seqr[0]);)

VIP will not return a ack. So to keep bench happy

* For PIO_wr ack should be returned immediately.

For PIO_rd wait for data back and then send ack

Please create such a system verilog UVM bench ? I need it pretty quick. Once i have this I can discuss more on this.

Note: The agent sequences should generate sequences using uvm_create(req), start_item(req) and sequencer with get_next_item.

Kemahiran: Verilog / VHDL

Lihat lebih lanjut: test bench, digital clock test bench vhdl, test bench state machine, sample transaction test cases, sample test cases 837 transaction, test bench code verilog framer, test cases edi transaction, point bending test ansys work bench, sage transaction email test data, verilog test bench usb, mux test bench verilog, vhdl test bench generator, online test bench check asp net application, electronics test bench verilog, romancart test transaction, vhdl pcie test bench, php script speed test, vpa test, graphic test, typing test aspnet

Tentang Majikan:
( 16 ulasan ) San Ysidro, Mexico

ID Projek: #14401311

4 pekerja bebas membida secara purata $91 untuk pekerjaan ini

raulbehl

A proposal has not yet been provided

$200 USD dalam 10 hari
(46 Ulasan)
5.6
shobhitkapoor

Hi I am UVM expert and I have accomplished lot of work in UVM Arena , you have to provide interfaces so that I can create a agent and tb. This will hardly take 2-3 days or before. Thanks SK Relevant Skills and Expe Lagi

$55 USD dalam 10 hari
(17 Ulasan)
4.5
marshallben

I can implement a UVM testbench to fulfil your project requirements. Relevant Skills and Experience I am a professional digital electronics engineer specialising in FPGA design and verification, with experience in UVM Lagi

$55 USD dalam 5 hari
(0 Ulasan)
0.0
xaainulabideen

My passion enables me to do this job for more details message me, we can negotiate about the project and its nature of work. Relevant Skills and Experience / Proposed Milestones $55 USD - .

$55 USD dalam 2 hari
(0 Ulasan)
0.0