Basic Cache Simulator

In this project you will design a one-level blocking cache simulator with the following configurations:

1. Cache Line Size;

2. Associativity;

3. Data Cache Size;

4. Cache Replacement Policy;

5. Write-Though/Write-Back;

6. Write Allocation/Write Around;

7. Write Buffer Size;

8. Miss Penalty;

9. Hit Time.

The parameter settings should be reasonable and justification should be given in the report.

To test your simulator, you need to design two benchmarks (choose one ISA from RISC-V; MIPS; ARM, etc.) that can result in cache hits, misses, and evicts.

The outputs of the simulator should include the following information:

1. Cache architecture configuration.

2. Indicate whether each instruction results in cache operation. If so, please also indicate

whether it is a cache hit, miss, or evict.

3. Show the # of cache hits, misses, evicts. Calculate the hit rate, miss rate.

4. Screenshots of the results and the output files are both required.

Kemahiran: Pengaturcaraan C, Python

Lihat lagi: visual basic dice simulator, cache simulator project, web cache simulator download, cache simulator gcc, squid cache multiple user simple project, visual basic 2008 open source keylogger project, project justification day care center, visual basic keystroke simulator, write cache simulator using java, cache simulator code, cache simulator download, thieves broke into your house in the night write a report to the police telling them how it happened, cache simulator in c, cache simulator in verilog, cache simulator in python, cache simulator in java, steps in conducting an empirical economic analysis to test an economic theory

ID Projek: #29456730