Ditutup

FPGA Design Implementation

I am looking at an FPGA project using xilinx the project has very specific functions that i do not have the skills required to implement it myself sadly so i hope you can help with that.

The project is for a crypto miner that can mine using the cryptonote algorithm Variant 1 i have chosen a model of FPGA as it has 100k logic gates and good memory i have estimated the solutions a second for this unit to be around 4000-5000 sols/second which i think is achievable.

I have put together some reference material for you to look at to see if you are able to implement it. The project needs to be a complete project from start to finish so i can flash the program to the off the shelf FPGA and set the unit to mine.

I have a few ideas that i would like to discuss these include being able to daisy chain the units in blocks of 10 with 1 unit being the control unit that can send and receive data through the ethernet to all the units to handle hash functions supplied by the mining pools and also to make the unit look like 1 unit the reason for this is there is a limit to the amount of connections a pool will let you have before needing a proxy to handle over 100 connections.

The unit needs to be able to handle AES, Keccak 1600, Blake-256, Groestl-256, JH-256, and Skein-256 these are the encryptions used to solve the hash functions to achieve a correct answer. It will need a html interface so i can put pool login details into the unit that controls all units.

All information is open source so easily available.

Reference Material:

This is the hash function list for solving the hash for variant 1 Algo [login to view URL]

This is how the hash function is done [login to view URL]

If you have any questions please feel free to contact me.

Kemahiran: Pengaturcaraan C, Elektronik, FPGA, Mikropengawal, Verilog / VHDL

Lihat lagi: fpga design flow ppt, fpga programming, fpga design process steps, fpga applications, implementation on fpga, fpga design flow explanation, fpga implementation steps, fpga synthesis and implementation, fpga design prototyping freelance, freelance fpga design, fpga design freelance needed, fpga design companies pakistan, design constant contact template, design online test, youtube test cases source code

Tentang Majikan:
( 0 ulasan ) United Kingdom

ID Projek: #17201277

9 pekerja bebas membida secara purata £281 untuk pekerjaan ini

ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Lagi

£150 GBP dalam 3 hari
(80 Ulasan)
6.1
£333 GBP dalam 10 hari
(19 Ulasan)
4.0
Rogtech

Hi We Rogtech, having 10+ years of experience in VerilogHDL and FPGA implementation. Our project experience matches with your requirement. We have been working on developing Ethash algorithm in VCU1525 one of our mi Lagi

£555 GBP dalam 30 hari
(2 Ulasan)
1.5
hammadsamikhan

I am 5 years experienced ij fpga Ip core development

£211 GBP dalam 10 hari
(2 Ulasan)
0.6
Indiandevelop593

I can start from [login to view URL] share more detail...regards...sunil developer

£150 GBP dalam 3 hari
(0 Ulasan)
0.0
tlabz

Hello, We are a team of embedded hardware and software professionals with experience in FPGA and verilog/VHDL. Would like to know more about the project. Looking forward to work on this project. Please feel f Lagi

£600 GBP dalam 30 hari
(0 Ulasan)
0.0
cryptoengr1

Hi, We are a team ofBlockchain Developer having expertise in Ethereum, Bitcoin and writing smart contracts. We have developed several projects in Blockchain some of them are Stock Exchange Market on Ethereum bloc Lagi

£150 GBP dalam 3 hari
(0 Ulasan)
0.0
BlockchainWorld

Hello, I am a Certified IT Programmer and developer with extensive expertise in Cryptocurrency Mining , C Programming, Electronics, FPGA, Microcontroller, Verilog / VHDL , blockchain development. I have ch Lagi

£100 GBP dalam 3 hari
(0 Ulasan)
0.0
molinj

Hello, I have a Ph.D. in Electrical and Computer Engineering from Johns Hopkins University. I have extensive knowledge in FPGAs and VHDL/Verilog programming. I have implemented various complex algorithms for image Lagi

£277 GBP dalam 3 hari
(0 Ulasan)
0.0