Telah Dianugerahkan

Matlab and Mathematica, Verilog / VHDL Job by pec24navin


I am studying in a college and i have to do a final year project which is already in Simulink and have to convert in VHDL. This VHDL code should be synthesised in a FPGA Development kit. Help me in this project, if you are interested send me a mail.


Navin Ramalingam

Kemahiran: Matlab and Mathematica, Verilog / VHDL

Lihat lagi: year 2013, vhdl fpga, navin, fpga vhdl, final year project, send final project, simulink project, vhdl code, fpga code, project final year, custom project jan 2013, fpga development, code college project, year project, vhdl fpga project, vhdl convert project, project vhdl, simulink fpga, project fpga code, final project college, code simulink, project fpga, FPGA project, simulink convert code, convert simulink code

Tentang Majikan:
( 1 ulasan ) Warstein, Germany

ID Projek: #4111702

1 freelancer is bidding on average $15 for this job


Hired by the Employer

$15 USD / jam
(45 Ulasan)