1ns Bin Size Histogrammer, FPGA + ADC

I have a digital input measurement signal, 0 ~ 1.1V level. Each pulse is an event, that has a level HIGH width from 5ns to 10ns, and the minimum time between every 2 pulses' rising edges is 20ns.

I need a system to histogram the time between all adjacent pulses' rising edges, that each bin of the histogram is 1ns wide. For example, starting from t=0, if the input signal has rising edges at t=3.2ns, 28.5ns, 528.6ns and 1528.7ns. Then in the histogram, Bin #25, Bin #500 and Bin #1000 have 1 respectively, and all other bins have 0s.


Bin Size: <=1ns

# of Bins: Up to 10K

What I need from you:

1. A plan on what I need to buy to build this system. I have a ZCU102 board. So maybe something like AD9234-LF1000EBZ? Do let me know your plan in your proposal.

2. The deliverable is the firmware, including ZCU102 PL side RTL and bit file, Petalinux Image and drivers.

3. Remote support, to set up the whole system.

4. A block diagram and a brief explanation about your RTL code.

Verilog is preferred.

Please in the proposal, let me know how long would the project take and how much would you ask to build it.

Kemahiran: Kejuruteraan Elektrik, Elektronik, FPGA, Verilog / VHDL

Lihat lagi: read data adc fpga, cyclone fpga adc implementation, interfacing adc fpga educational project, xilinx fpga adc dac, microcontroller board fpga dac adc, fpga adc dac board, fpga adc board, fpga adc dac, fpga adc, adc p160 fpga, matlab fpga adc, verilog fpga adc, questions to ask an interviewer at the end of an interview, questions to ask about change in the workplace, can't retrieve any project from administrator center, please ask for help from the administrator., questions to ask an appraiser during the appraisal, how to ask for donations over the phone script, ask for money from the rich

Tentang Majikan:
( 0 ulasan ) San Mateo, United States

ID Projek: #19314823

4 pekerja bebas membida secara purata $1138 untuk pekerjaan ini


Hello. After reading over your project this looks like a perfect fit for my skill sets. I looked at your proposal. I think that the main principle to measure the time interval between pulse rising edges is TDC. I h Lagi

$1250 USD dalam 20 hari
(13 Ulasan)

Dear Hiring Manager, I am interested in designing Histogrammer of 1ns Bin Size as per your requirement. I have 7+ years of experience in the field of Electrical Engineering. AD9234-LF1000EBZ-ND, 12 bit ADC, is okay Lagi

$1250 USD dalam 20 hari
(8 Ulasan)

I think that the pulse delay measurement can be done without any external components. If your information about the pulses input level (0V - 1.1V) is correct, then LVCMOS12 (1.2V IO standard) could work with this. If Lagi

$1250 USD dalam 5 hari
(2 Ulasan)

hi, i'm electronic engineer with work experiences as hadware engineer i had experience in designing systems using VHDL/verilog langage with xlinx and quartus envirenment i develop your program and assit y Lagi

$800 USD dalam 10 hari
(1 Ulasan)