Ditutup

design with Altera FPGA

6 pekerja bebas membida secara purata £225 untuk pekerjaan ini

ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I a Lagi

£250 GBP dalam 3 hari
(87 Ulasan)
6.4
CometJu

I have read your project description carefully. I have worked with FPGA(Altera) for 6+ years and have enough experience. I think that my professional knowledge and experience will provide you with help. If you give Lagi

£200 GBP dalam 2 hari
(24 Ulasan)
5.6
RKY18

Hello. After reading over your project this looks like a perfect fit for my skill sets. I have 10+ years of FPGA/CPLD and Verilog/VHDL experience. I have finished many Altera FPGA designs on [login to view URL] recently. Lagi

£222 GBP dalam 3 hari
(15 Ulasan)
5.3
Softeria

I am Electronics Engineer. My Expertise are MATLAB, Simulink, AUTO CAD, Pro E, Verilog, Python, PSSE, PWS, PSS Sincal, ORCAD, Altium(PCB design pursuit) ,MPLAB, Xilinx (VHDL, HDL). PLC, SCADA Systems, Wireshark and pac Lagi

£150 GBP dalam 3 hari
(5 Ulasan)
4.1
tienthanhkt09

Hi there, I have experienced in VHDL design and Timing closure analysis. I also familiar with Xilinx and Intel tools design. please take a look via my profile. thanks.

£277 GBP dalam 4 hari
(0 Ulasan)
0.0
asicdsm

I can compile with Precision RTL and/or Synplify. Do you have the constraints defined in plain text ?

£250 GBP dalam sehari
(0 Ulasan)
0.0