Bias Network Design using Cadence Spectre (Analog Integrated Circuit Design)

Design a bias network using Cadence Spectre (or other CAD software as longs as I can easily follow your steps).

Must generate a 10uA current with gm = 100uS that cannot vary by more than +-10% over -40 C to 130 C or supply variations of +-10% with a nominal 1.8V supply. You come up with the idea of using a constant gm bias circuit to bias the amplifier. Design the bias network and determine the dimensions of all transistors. Due to area constraints, you can only use a resistor up to 40K Ohms and a maximum L of 10um. Also, do not forget that K > 20 is forbidden and your circuit needs a startup circuit! (Hint: Consider using m=4 to simplify your equations.)

What is required:

1) Schematic annotated with the operating point (THIS ONE IS THE MOST IMPORTANT ONE)

2) Transient Simulation showing correct startup (ramp VDD from 0 to 1.8V)

3) Sweeps showing that gm is stable over the temperature and voltage range.

DEADLINE:

November 14, 2018 @ 4:00 AM PST (San Diego, California, United States of America)

I will give more details to those who bid.

Kemahiran: Reka Bentuk Litar, Kejuruteraan Elektrik, Elektronik, Kejuruteraan

Lihat lagi: create network using nntool, list affiliate network using direct track, vlsi projects using cadence, neural network using nntool, cracking wep encryption network using kismac pdf, social network using aspnet, affiliate network using directtrack, connecting attendance machine via network using, can crack wpa network using osx, stereo analog meter circuit diagram, cmos analogue integrated circuit problem, mesh network using java, vlsi circuit design using verilog, project voice network using opnet, security network using snmp, connecting nodes network using matlab, social network using jsp, electrical network using etap, social network using codeigniter, integrated circuit design

ID Projek: #18155456