Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA
4 pekerja bebas membida secara purata $196 untuk pekerjaan ini
I have worked on various projects in VHDL/Verilog like Reed Solomon, Particle swarm, DSP & vedic multipliers etc. You can check my research publications. Development in HDLs is my passion.,..