Sedang Disiapkan

Xilinx Zynq 7020 / GPS Software Defined Radio Receiver / Baremetal / Petalinux

Development to be performed on Vivado 2019.1 version using Xilinx Zynq 7020 in order to:

- Acquire Galileo and GPS signals in real time (FFT and IFTT)

- Track Galileo and GPS signals in real time (DLL and PLL)

- Demodulation of the Galileo and GPS signals (bit synchronisation and demodulation)

Timeline:30 days

Kemahiran: FPGA, Verilog / VHDL, GPS, Elektronik, ARM

Lihat lagi: software defined radio android, software defined radio linux gui, software defined radio gui, linux rtl software defined radio, vhdl software defined radio, verilog software defined radio, Software defined radio, sdr software defined radio, software defined radio transceiver, software defined radio projects, software defined radio receiver, software defined radio kit, labview software defined radio, projects on software defined radio, software defined radio architecture, software defined radio transmitter, introduction to software defined radio, software defined radio ppt, software defined radio block diagram, software defined radio software

Tentang Majikan:
( 0 ulasan ) Toulouse, France

ID Projek: #30933461

Dianugerahkan kepada:


Hello! This is one of the most interesting projects I saw here. I can help you with it, but need some clarification. First of all Verilog or VHDL? The second, do you need to implement only deconvolution blocks to detec Lagi

€1125 EUR dalam 21 hari
(0 Ulasan)

12 pekerja bebas membida secara purata €1309 untuk pekerjaan ini

(472 Ulasan)
(52 Ulasan)

Hi, Dear Client! *********************************************************** SHARING IDEAS AND INSPIRATIONS FOR YOUR PROJECT. PROVIDING A GOLDEN OPPORTUNITY TO RECEIVE THE BEST TECHNICAL SERVICE. ********************** Lagi

€1500 EUR dalam 25 hari
(11 Ulasan)

Hi, I am a senior digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartise for FPGA, using DC, ICC, and prime-time for ASIC. Lagi

€750 EUR dalam 30 hari
(30 Ulasan)

Dear sir, I am a digital design engineer expert in FPGA and ASIC design flows using Verilog and VHDL programming. Also, I am experienced with Vivado, ISE, Vivado IPs, SDK, Quartus, Design Compiler, IC Compiler and othe Lagi

€1125 EUR dalam 7 hari
(20 Ulasan)

Hello you. i just read your desctiptions about project. I have 5 years experience about design and write code for FPGA board use VHDL . if you need any support to do this project, please contact with me to discuss mo Lagi

€833 EUR dalam 20 hari
(0 Ulasan)

Dear Client I'm interested in your project and I can do it with the perfect method and time. I'm an expert in the design and development of analog, RF and digital integrated circuits using Cadence virtuoso, synopsis, O Lagi

€1300 EUR dalam 20 hari
(0 Ulasan)

I have more than 10 years of experience in designing electronic circuits in the fields of GSM/GPRS, 3G, LTE, GPS/GLONASS, Bluetooth, Audio Amplifier, RF 315/433Mhz, Zigbee, Lora, Solar, Mosbus... .. During this time, I Lagi

€1444 EUR dalam 20 hari
(0 Ulasan)

- previous experience in such topics; - eager to discuss a lot in this chat stream; - degree stats - maths;

€1500 EUR dalam 5 hari
(0 Ulasan)

Hi, Sir. I have gone through your project details. I have ever bidden to your prior project. I can do your project perfectly as I am an expert in FPGA embedded systems and digital signal processing. Please contact me, Lagi

€1250 EUR dalam 30 hari
(0 Ulasan)
(0 Ulasan)