Ditutup

PTT from ECG and PPG

3 pekerja bebas membida secara purata $54 untuk pekerjaan ini

moaazkh96

Hi, I am a senior digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartise for FPGA, using DC, ICC, and prime-time for ASIC. Lagi

$111 USD dalam 10 hari
(30 Ulasan)
4.7
(2 Ulasan)
2.8
trlanyusifov21

hello my brother I can do this at a high level. I say with all sincerity. I will do it for free because it is the first my work, God willing. just want is enough. Please write to me

$20 USD dalam sehari
(0 Ulasan)
0.0