Sedang Disiapkan

ASIC IP RTL/TB Development - Automation from Perl to SV files

Job Description :-

Automate some Perl to System Verilog Files of a switch testbench. Automate for multiple configurations provided in Perl file. For one of the configurations, a reference testbench is provided. Write scripts to automate TB files such that it matches refernce config and generate for all other config. Make sure simvs are getting built and tests are run.

Detailed Requirement :-

1) Preference - Junior 0-4 years of experience engineer or senior around 10 plus years of experience. Experience either in RTL Design or TB/Verification.

2) Experience in VLSI - ASIC/FPGA design with following skillset -

a) Verilog, System Verilog,

b) Perl, Bash, Make

c) working in Unix/Linux Environment and Vim/gvim

3) Following are domain expertise -

a) For junor engineers - Intermediate to efficient capability in skillset above. Added advantage is experience in RTL-design and/or verification experience of small to medium sized blocks.

b) For senior engineers that have design exposure - experience in building microarchitecture, developing RTL code/bug fixes for decent size of module.

c) For senior engineers that have verification exposure - experience in building System Verilog based Testbench development experience, building a testplan.

d) Overall exposure to switch, arbitration, ordering, coherency, PCIe etc is added advantage.

4) Soft skills -

a) For junior engineers - interest in learning the design/verification as one of primary interest of freelancing alonside earning money

b) For junior/senior engineers - passion to explore new domains and happy to solve tough problems.

c) For junior/senior engineers - have good energy to finish work in a timely manner, attention to details and humility to learn from right feedback.

5) Time Availability -

a) Desirable to have at least 10-15+ hours per week for the work.

b) Able to support next 1-2 months minimum.

Kemahiran: Verilog / VHDL, Perl

Lihat lagi: including perl programs files, web automation perl, perl include files, perl xls files, development scripts perl bash, mysql automation perl, hosting automation perl, automation perl python, automation perl python ruby, svn automation perl script, software development projects perl, a paper presentation on software development automation by computer aided software engineering case nishant dubey ijcsi internat, freelancer software development automation, website development in perl, development automation, software development automation tools, wordpress development automation

Tentang Majikan:
( 0 ulasan ) Kolkata, India

ID Projek: #29483050

Dianugerahkan kepada:

shaamz

Hi There, I have read your job description and I am willing to invest my time and expertise on this project. I'm available right away to discuss the requirements. Regards

$140 USD dalam 7 hari
(0 Ulasan)
0.0

6 pekerja bebas membida secara purata $162 untuk pekerjaan ini

AbdullahWD

Hello I’m a junior communications and electronics engineer with experience in HDLs and RTL-design. I’ve worked with FPGAs and have a good experience in ASIC design. Constant learner, passionate about the field and alwa Lagi

$200 USD dalam 30 hari
(4 Ulasan)
2.9
nuelkelekole

ELECTRICAL As an electronic architect, I have been working in PCB structure/design and firmware programming field for 8+ years. Here is a portion of the encounters that I worked back. - Schematic and PCB Format is uti Lagi

$30 USD dalam 2 hari
(0 Ulasan)
0.0
Kmohansan

Hi, I am junior engineer with 1 year experience in designing. Your skill requirements matched with skills. And am capable to work with you for 15hrs weekly. I have good knowledge in Verilog, perl and linux.

$200 USD dalam 7 hari
(0 Ulasan)
0.0
mridulsg82

Hi Employer, I have past experince in PERL Scripting while working in Texas Instruments & Invecas. I can do this for you. Please see my LinkedIN profile : [login to view URL] Lagi

$100 USD dalam 7 hari
(0 Ulasan)
0.0
RawiaLarbi

I am interested in this project. I am experienced in verilog an system verilog. More than that I am good in automatiion tasks. Please don't hesitate to contact me.

$300 USD dalam 14 hari
(0 Ulasan)
0.0