$30 USD / jam
3 pekerja bebas membida secara purata $18/jam untuk pekerjaan ini
I am digital design engineer,
I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog.
I am using Vivado, ISE, and Quartus for FPGA, using DC, ICC, and prime-time for ASIC. and UVM Lagi
I have experence in Vlsi design and veriffication, I am working on diffrent tools like Xilinx,Vivado,ect......
And i am working on diffrent FPGA 's like Spartan,Basys 3 ect.....
I am sure i will help in yLagi