ModelSim, Verilog

$10-30 USD

Dalam Kemajuan

Disiarkan

lebih dari 4 tahun yang lalu

$10-30 USD

Dibayar semasa penghantaran

This should include the Verilog HDL code of your MPZ design and simulation results to show the correct behavior, or any other interesting observation (e.g. maximum clock frequency of the design).

Verilog / VHDL

FPGA

Electrical Engineering

Software Testing

ID Projek: 21396225

Tentang projek

2 cadangan

Projek jarak jauh

Aktif 5 tahun yang lalu

Ingin menjana wang?

Alamat e-mel

Faedah membida di Freelancer

Tetapkan bajet dan garis masa anda

Dapatkan bayaran untuk kerja anda

Tuliskan cadangan anda

Ianya percuma untuk mendaftar dan membida pekerjaan

2 pekerja bebas membida secara purata $20 USD untuk pekerjaan ini

@Worker404

Hi there! I am an electronics engineer with lots of experience in Verilog/VHDL. I have worked on projects like UART, FIFO Ram, Encoders etc. on Spartan 3E kit. I have seen the attached problem and the paper and I will be able to provide you a professional quality work for a good rating and review. About my freelancing, the best part is that I keep constant contact with my employer and provide revisions for free. Looking forward to working with you.

$20 USD dalam 2 hari

0.0

(0 ulasan)

0.0

@JiangZhengHe

Hello! To dear client Thanks for sharing your project. I am a signal processing expert. I have wonderful 8+years experiences in signal processing. I correctly know about various items such as FFT & FIR & IIR filter that are widely used in signal processing field and wireless communication field . I also have experience in very complex radar signal processing. So, not only I can do signal processing using Quartue II, Xilinx IDE and Xilinx vivado, but can do all of things related signal processing and VHDL(Verilog HDL) language. That's why I can satisfy your need fully. Let's discuss more with chatting. Best Regards

$20 USD dalam 1 hari