I need the help of someone who could help me propose and implement an algorithm using constraints programming methods that supports formal verification of digital models that can be used on hardware models in VHDL , verilog, e.t.c, its quite urgent please, your help would be highly appreciated
7 pekerja bebas membida secara purata $183 untuk pekerjaan ini
Hello, I am a digital design engineer with +5 years of experience in Verilog RTL coding. Also, I am C/C++ expert as well. May we discuss more details? Regards.