Simplifying a truth table and implementing using gates using Quartus, will provide more details in chat.
Hi I have been working on verilog/VHDL and Xilinx and Altera FPGAs and Tools by more than 7 years. Please let me know your requirements. I can work on your project. Thanks
8 pekerja bebas membida secara purata $45 untuk pekerjaan ini
Dear sir I have more than 10 years experience in embedded systems design, please check my profile, also please message me so that we can discuss Best regards