Sedang Disiapkan

SONET Framer

>>That is, convert input from serial to parallel, store data in RAM, take data from ram and send to

other data lines.

>>6-8 input detector-> counter value "4" puts data in to ram, then serial to paralel converter put in

ram.

>>d1 d2 d3 bytes to decode and then sepearte data from d1 d2 d3 to other data bus.

>>90 lenth, 90 width, is the frame size. LFSR is the data source.

1) COnvert shift register to incorportate frame detect ckt. (vhdl code)

hint: 16bit shift reg. start SR code. add decode vhdl code to detect frame:

F628 is the pattern of the code we're detecting.

Process; to be able to decode this circuit , we need a a testbench.

2) bit counter: 0-7: (Use frame detect)

3) byte counter: 0-809 (Use frame detect)

Please take a look and let me know what yu think.

Kemahiran: Verilog / VHDL

Lihat lebih lanjut: sonet framer vhdl, sonet framer, vhdl sonet, sonet vhdl, data frame vhdl code, sonet framer vhdl code, vhdl code detect sonet frame, vhdl sonet framer, sonet frame vhdl code, vhdl framer, vhdl and verilog, parallel serial vhdl, 16bit shift register vhdl, sonet framer ram, vhdl code framer, yu, vhdl, verilog vhdl, sr, detector, byte, decode data, bit vhdl counter, convert vhdl verilog, vhdl code sonet

Tentang Majikan:
( 2 ulasan ) Mumbai, United States

ID Projek: #1548027

Dianugerahkan kepada:

botondkirei

Hello! I can deliver the solution in Verilog in 5 days. Regards, Botond

₹3000 INR dalam 5 hari
(3 Ulasan)
2.0

3 pekerja bebas membida secara purata ₹3000 untuk pekerjaan ini

nklancer

Hi and Nice to meet you, I am having experience with Digital Design and Verification field. Let start this...

₹3000 INR dalam 4 hari
(0 Ulasan)
0.0
amitj9

Hi, I am an expert in FPGA design ,Verilog,VHDL and have 14 years of experience working in VLSI and FPGA design Can easily do this coding. Thanks, AMit

₹3000 INR dalam 14 hari
(0 Ulasan)
0.0