I have two project requirements. NO COPIES. I need some original work. I need the codes that are atleast about 300-350 lines in VERILOG (strictly, no VHDL please).
Your ideas and suggestions are encouraged. Will decide the cost of the project depending on the idea it's based on.
Project 1: 5th - 6th May
Project 2: 12th - 13th May