Looking for person with background in VHDL or Verilog and experience with Altera Quartu software and Altera IPs. This job is about debugging/configuring Native PHY for use with SATA protocol. We have most of the design, but some low-level Altera IP configuration is not working correctly. Can provide FPGA board we are using for debugging (within US) if needed. This should be a very quick project for someone familiar with Altera Native PHY and IPs.
5 pekerja bebas membida secara purata $1005 untuk pekerjaan ini
Dear sir I have more than 9 years experience in digital design using vhdl, please check my profile also please message me so that we can discuss Best regards
Hello! How are you!? I have 5 years experience with Altera Quartus and VHDL. I can help you right away! Please send me a message with all the details! Have a nice day!
Kind of work done in the past and same subject teaching in my regular academic so it will help me to finish your project very effectively if you need any clarification contact me.