Gambar muka depan profil
Anda kini mengikuti
Ralat mengikuti pengguna.
Pengguna ini tidak membenarkan pengguna untuk mengikuti mereka.
Anda telah mengikuti pengguna ini.
Pelan keahlian anda hanya membenarkan 0 mengikuti. Naik taraf di sini.
Berjaya menyahikut
Ralat tidak mengikuti pengguna.
Anda berjaya mengesyorkan
Ralat mengesyorkan pengguna.
Sesuatu telah berlaku. Sila segar semula halaman dan cuba lagi.
E-mel berjaya disahkan.
Avatar Pengguna
$5 USD / jam
Bendera PAKISTAN
rawalpindi, pakistan
$5 USD / jam
Sekarang jam 5:05 PTG di sini
Menyertai Oktober 15, 2011
0 Cadangan

Elecguru011

@Elecguru011

0.0 (1 ulasan)
0.0
0.0
83%
83%
$5 USD / jam
Bendera PAKISTAN
rawalpindi, pakistan
$5 USD / jam
N/A
Pekerjaan Disiapkan
N/A
Mengikut Bajet
N/A
Tepat Pada Masa
N/A
Kadar Upah Semula

Embedded Design Enigneer with expertise in FPGA and DSP Systems Engineering

I specialize in Field Programmable Gate Array design , I have developed numerous VHDL/Verilog ip cores that have been integrated in high performance embedded systems, Nios SOC , ARM SOC, Digital Signal Processing and Image Processing. I also have extensive experience in test and verification of FPGA designs using Tcl and VHDL/Verilog Testbenches. Multilayer PCB design is also my expertize. #PLEASE IGNORE COMMENTS FROM "Mohammad.K" linked to Wishbone bus . He dealt the project work unprofessionally and used very pathetic language. After setting a milestone he demanded/begged for incomplete report before delivery date and criticized me for not delivering as promised. He is very difficult person to work with and it is very confusing and hard to understand his communication.

Hubungi Elecguru011 tentang pekerjaan anda

Log masuk untuk membincangkan sebarang butiran melalui sembang.

Portfolio

2061093
2060586
1874656
1853254
1853244
1629242
2061093
2060586
1874656
1853254
1853244
1629242

Ulasan

Perubahan disimpan
Menunjukkan 1 - 1 daripada 1 ulasan
Tapis ulasan mengikut:
1.0
$50.00 USD
He is a real rascal. Do not pay this buttered before he delivers. he dose not know nothing will grab money from you and will not even than replay. Do not release the milestone whatever they say.
Verilog / VHDL
FPGA
Avatar Pengguna
Bendera Muhammad K.
@nasirkhanpak25
•
7 tahun yang lalu

Pengalaman

Project Engineer

Embedded Strings pvt ltd
Jul 2015 - Hari ini
Embedded Systems design , FPGA and PIC Microcontroller based hardware design . Firmware and Software design and Systems analysis using Matlab.

Team Lead

NUST SEECS
Jan 2012 - Dis 2014 (2 tahun, 11 bulan)
I worked as Hardware Design group Team Lead , developed modules for wireless sensor network.

Digital and Analogue Design Engineer

COM DEV
Mei 2010 - Dis 2011 (1 tahun, 7 bulan)
FPGA Hardware Design of Satellite Communication system.

Pendidikan

M.Sc Telecommunication Engineering

Preston University, Pakistan 2015 - 2017
(2 tahun)

MSc Electronics Engineering

Staffordshire University, United Kingdom 1998 - 2001
(3 tahun)

Kelayakan

DSP Systems Engineering

University of California , Irvine
2012
Digital Signal Processing fundamentals, DFT,FFT , Digital Filter modelling and simulation using Matlab, FIR and IIR filter implementation on FPGA

Winner Best Design

Cypress Semiconductor
2004
Reconfigurable Logic using PSOC

Penerbitan

OTDR Implementation on FPGA

Embedded Strings (pvt)Ltd
Optical Time Domain Reflectrometery In optical fiber communication, optical time domain reflectometery (OTDR) is a commonly used technique for characterization and fault location of optical fiber transmission systems. It involves measuring the fraction of a probe pulse that is scattered back (by Rayleigh scattering) from a silica fiber. Because of the very small levels of backscatter in single-mode fiber at long wavelengths, very sensitive optical detection is necessary to achieve adequate range performa

Audio Signal Processing

Ahmed A Ghouri
An audio signal frequency range is from 20Hz to 20Khz. In a music sample 20Khz bandwidth is required to encompass all harmonics. Although natural sounding speech only requires about 3.2Khz . Telecommunication systems typically operate with a sampling rate of about 8 kHz, allowing natural sounding speech, but greatly reduced music quality. Here we are proposing a FPGA based audio signal filtering system which is reconfigurable and can be used as a Processing Engine to reduce background noise from a musi

Hubungi Elecguru011 tentang pekerjaan anda

Log masuk untuk membincangkan sebarang butiran melalui sembang.

Pengesahan

Pekerja Bebas Pilihan
Identiti Disahkan
Pembayaran Disahkan
Telefon Disahkan
E-mel Disahkan
Facebook Dihubungkan

Pensijilan

us_eng_1.png US English 1 85%
Pengguna Sebelumnya Pengguna Seterusnya
Jemputan berjaya dihantar!
Terima kasih! Kami telah menghantar pautan melalui e-mel kepada anda untuk menuntut kredit percuma anda.
Sesuatu telah berlaku semasa menghantar e-mel anda. Sila cuba lagi.
Pengguna Berdaftar Jumlah Pekerjaan Disiarkan
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Memuatkan pratonton
Kebenaran diberikan untuk Geolocation.
Sesi log masuk anda telah luput dan telah dilog keluar. Sila log masuk sekali lagi.