Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Upah Verilog / VHDL Designers

Tapis

Carian terbaru saya
Tapis melalui:
Bajet
hingga
hingga
hingga
Jenis
Kemahiran
Bahasa
    Status Pekerjaan
    12 tugasan ditemui, harga dalam USD

    I want to make these two small table in Excel to a graph in MATLAB similar to what is on the excel. the difference is that I want the first column to be similar to what is on the Picture. the codes and I want the graph. note that in Excel there is two sheets. This is a small thing and I won't pay more than 10 dollars for it. And I think 5 dollars is a fair price. don't contact me if you...

    $13 (Avg Bid)
    $13 Avg Bida
    2 bida
    Verilog Expert 6 hari left
    DISAHKAN

    I need urgent work requires Verilog expertise. It also includes a short report. More details on chat.

    $67 (Avg Bid)
    $67 Avg Bida
    10 bida

    I need to generate a code from C++ to VHDL Using GPU.

    $207 (Avg Bid)
    $207 Avg Bida
    7 bida
    VHDL FPGA Project 5 hari left
    DISAHKAN

    This Project focuses on the use of VHDL language to describe a simple design and to verify its correct operation through test benches and simulations. The implementation on a specific FPGA has to allow also to obtain additional information of consumption, frequency of operation, etc. In short, it is a matter of following a design process as close to the real as possible, but in a controlled enviro...

    $132 (Avg Bid)
    $132 Avg Bida
    5 bida

    i want to hire experienced person of circuit designing and in embedded system contact me for more information chate

    $377 (Avg Bid)
    $377 Avg Bida
    26 bida

    i already have the 90% of the code just need to finish 10% and guide me on running the code my my board

    $62 (Avg Bid)
    $62 Avg Bida
    7 bida

    this is fairly a simple project let make now if you ca do it i will attach files read that the budget is also good $200 and i need it asap

    $142 (Avg Bid)
    $142 Avg Bida
    5 bida

    Objective is to develop one VLSI Architecture and Verilog code for Algorithm-1(2D-SRNCP) [1] with Derivative variance correlation map for given two 256*256 synthesized & one SAR real time image. Implementation should be done in Matlab@Simulink and Xilinx@ System Generator environment. Implement above algorithm on FPGA Board & GPU. Simulation results should be demonstrated on MATLAB by comp...

    $139 (Avg Bid)
    $139 Avg Bida
    2 bida

    MRAS SYSTEM SIMULATION USING SIMULINK NEEDED You will have 7 days to complete the work defined in scope. Your bid will not be negotiated so please read well before you bid. Payment will be 50/50 after simulation and after writting. Maximum Budget is 250USD

    $380 (Avg Bid)
    $380 Avg Bida
    7 bida

    VHDL implemented in altera de2 board

    $349 (Avg Bid)
    $349 Avg Bida
    5 bida

    Our group wants to implement a game using altera de2 cyclone ii board. Please see the attached file for the details of the game to be implemented.

    $78 (Avg Bid)
    $78 Avg Bida
    3 bida