Simple Verilog Project

$15 USD

Ditutup

Disiarkan

lebih dari 6 tahun yang lalu

$15 USD

Dibayar semasa penghantaran

Design a perception timer that measures the time for a user to respond to a request to complete a simple task. I'll send the rest details for part 3.

Electrical Engineering

Engineering

FPGA

Matlab and Mathematica

Verilog / VHDL

ID Projek: 15393347

Tentang projek

7 cadangan

Projek jarak jauh

Aktif 6 tahun yang lalu

Ingin menjana wang?

Alamat e-mel

Faedah membida di Freelancer

Tetapkan bajet dan garis masa anda

Dapatkan bayaran untuk kerja anda

Tuliskan cadangan anda

Ianya percuma untuk mendaftar dan membida pekerjaan

7 pekerja bebas membida secara purata $25 USD untuk pekerjaan ini

@loi09dt1

A proposal has not yet been provided

$30 USD dalam 1 hari

4.8

(131 ulasan)

6.7

@raulbehl

Hey! Please check my reviews and profile to know more about me and my work. Thank you!

$20 USD dalam 4 hari

5.0

(58 ulasan)

5.8

@iZoneFreelancer

Have worked on similar projects using VHDL & Verilog. So, can do it. Relevant Skills and Experience Relevant Skills: 1. Verilog & VHDL Proposed Milestones $50 USD - Completion More details about the requirement.

$50 USD dalam 10 hari

3.5

(4 ulasan)

2.9

@prakashddit

have 3+ years of expertise

$20 USD dalam 1 hari

4.6

(2 ulasan)

2.0

@davidkarani

I request for this job humbly and i will do it on time

$20 USD dalam 3 hari

0.0

(0 ulasan)

0.0

@Ramvenkat111

Hai, I have 4 years of experience in FPGA design and validation. Handled complex projects on image processing and signal processing. Feel free to contact any time. Thankyou.

$20 USD dalam 10 hari